portal.acm.org



News Maps more »

instruction scheduling (delay OR stall)

Advanced Scholar Search Search Scholar Preferences

Scholar All articles Recent articles Results 1 - 10 of about 34,500 for instruction scheduling (delay OR stall). (0.16 s

On pipelining dynamic instruction scheduling logic - all 9 versions »

wakes up in cycle 1 and is ... 1-cycle latency, so the LOAD's DELAY field is ...

J Stark, MD Brown, YN Patt - Proceedings of the 33rd annual ACM/IEEE international ..., 2000 -

... chain ADD ¥ LOAD ¥ OR using 2-cycle pipelined scheduling logic ... The ADD instruction

## **All Results**

**S** Eggers

D Bernstein

P Chang

M Smith

D Bradlee

Global instruction scheduling for superscalar machines

Cited by 64 - Related Articles - Web Search - BL Direct

D Bernstein, M Rodeh - Proceedings of the ACM SIGPLAN 1991 conference on ..., 1991 portal.acm.org

... is no problem to activate the instruction scheduling after the register allocation is completed. 2 3 More precisely, usually the three cycle delay between a ...

Cited by 154 - Related Articles - Web Search

Efficient instruction scheduling for a pipelined architecture - all 8 versions »

PB Gibbons, SS Muchnick - Proceedings of the 1986 SIGPLAN symposium on Compiler ..., 1986 portal.acm.org

... We implemented the instruction scheduler described above in C, adding to it a branch scheduler and a ... The branch scheduler attempts to fill delay slots fol ...

Cited by 150 - Related Articles - Web Search - BL Direct

Speculation techniques for improving load related instruction scheduling - all 16 versions »

A Yoaz, M Erez, R Ronen, S Jourdan - ACM SIGARCH Computer Architecture News, 1999 portal.acm.org

... Load instruction latencies, on the other hand, vary ... to a lower hierarchy results in a longer delay. ... and reduces the efficiency of scheduling load dependent ... Cited by 108 - Related Articles - Web Search - BL Direct

[Βοοκ] Integrating register allocation and instruction scheduling for RISCs

DG Bradlee, SJ Eggers, RR Henry - 1991 - ACM Press New York, NY, USA

Cited by 118 - Related Articles - Web Search - Library Search

Select-Free Instruction Scheduling Logic - all 18 versions »

M Brown, J Stark, Y Patt - Proceedings of the 34th Annual International Symposium on ..., 2001 doi.ieeecomputersociety.org

... The need to prioritize all ready instructions adds to the delay in the scheduling loop; by removing the priori-tization and performing selection in a ...

Cited by 76 - Related Articles - Web Search - BL Direct

IMPACT: an architectural framework for multiple-instruction-issue processors - all 7 versions »

PP Chang, SA Mahlke, WY Chen, NJ Warter, WH Wen- ... - ACM SIGARCH Computer Architecture News, 1991 - portal.acm.org

... par- allelism. In processors with hardware support for dynamic code scheduling, the scope of instruction scheduling is lim- ited ...

Cited by 245 - Related Articles - Web Search - BL Direct

Cyclone: a broadcast-free dynamic instruction scheduler with selective replay - all 12 versions »

D Ernst, A Hamel, T Austin - Computer Architecture, 2003. Proceedings. 30th Annual ..., 2003 - ieeexplore.ieee.org

... with each store set identifier the **delay** until the ... When **scheduling** stores, the latency of a store operation ... a store value to a load **instruction**, typically the ...

Cited by 40 - Related Articles - Web Search - BL Direct

## <u>Dynamic instruction scheduling</u> and the Astronautics ZS-1 - all 7 versions »

JE Smith - Computer, 1989 - ieeexplore.ieee.org

... and hardware can be kept simple by doing as much as possible in software." A corollary naturally fol- lows, stating that **instruction scheduling** should be ...

Cited by 101 - Related Articles - Web Search

## Conflict modelling and instruction scheduling in code generation for in-house DSP cores - all 13 versions »

AH Timmer, MTJ Strik, JL van Meerbergen, JAG Jess - Proceedings of the 32nd ACM/IEEE conference on Design ..., 1995 - portal.acm.org

... The examples range from a simple **delay** line to a portable audio application (which is a real life industry example). The **instruction**—set **scheduler** based on ...

Cited by 51 - Related Articles - Web Search - BL Direct

Gooooooogle >

Result Page: 1 2 3 4 5 6 7 8 9 10 Next

instruction scheduling (delay OR stal Search

Google Home - About Google - About Google Scholar

©2007 Google